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ABSTRACT
Design and operation is presented of the Frequency Re-
ceivers to be incorporated into the Satellite Communications
Signal Analyzer (SSA) under development by the Naval Postgra-
duate School, with the sponsorship of the Naval Electronic
Systems Command. The receivers have a linear dynamic range
of 130 decibels, permit frequency measurement accuracy to
+ 0.01 Hz, and process received RF for display in signal vec-
tor format.
This page intentionally blank,
I. INTRODUCTION
The Frequency Receiver designed for the Satellite Communi-
cations Signal Analyzer (henceforth SSA) is an adaptation of
the A6 receiver in the experimental version of the SSA /Ref.
1, 27. Use and experimentation with the A6 receiver led to
the functional and performance criteria upon which this re-
ceiver was designed. Although the concepts of the two receivers
are similar, the implementation of them was not. The newer
receiver offers far greater versatility in performance of the
functions that were considered most useful to the SSA, deter-
mined by experimentation with the A6 receiver. These functions
are presented, in general, in this section and in detail in
succeeding sections.
A. REQUIREMENTS
1 . Frequency Measurement
The primary purpose of the Frequency Receiver is to
measure the carrier frequency of any received signal, either
from a satellite or an interference source. This measurement
is integrated into the other information processed by the SSA
/Ref. 3/ to track transmitter performance of intended users,
check satellite transponder and transmitter performance, and
identify interfering signals. In addition, the frequency
receiver is to be used to record each user's discrete carrier
frequency (during that user's transmission burst) in a time
divided multiple access channel such as the Information
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Exchange Subsystem (IXS) , or Demand Assigned Multiple Access
(DAMA) system. Since transmitter frequency in DAMA is speci-
fied to be + 100 Hz, with time bursts of 0.1 seconds it is
desirable to measure frequency to + 1 Hz accuracy within the
0.1 second burst in order to distinguish and track individual
users. Correlation between the time of burst and the net con-
troller will enable identification of frequency with user, so
that any discrepancies discovered in the user's signal spec-
trum can be quickly and directly corrected.
2. X-Y Display
The second function of the receiver is to process the
received signal for a display of it in vector format. This
is done using an X-Y oscilloscope and mixing the signal down
to baseband with a coherent mixing frequency. As such, a con-
stant amplitude CW carrier appears as a dot at a distance from
the oscilloscope center proportional to its amplitude. An
amplitude modulated carrier appears as a dot at varying dis-
tance smeared to a radial line. PSK modulation appears as two
lines, 180 apart; QPSK as four lines, 90 apart. Noise vectors
appear as "balls" at the vector end, due to the random nature
of noise and the storage time of the oscilloscope.
Since most satellite communications signals are phase
shift modulated, such a display is useful in the SSA. It is
also used as an aid in identifying interference signals.
B. IMPLEMENTATION
Both basic functions of the receiver were accomplished
using a phase locked loop (PLL) design. References 4 and 5
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cover design and operation of phase locked loops in depth. In
this receiver an imperfect second order long loop was designed.
The "long" implies the mixing of the signal to base band by a
reference frequency (50 kHz) source in the loop, rather than a
direct mixing to base band by the VCO. This allowed narrow
bandwidth (200 Hz) IF filtering since the coherent nature of
the loop would force the signal spectrum to always be centered
in the pass band, and at 50 kHz permitted the use of lumped
filters for the wider bandwidth (10 kHz, 3 kHz) filters as
opposed to more expensive crystal filters at the 29 MHz or 1
MHz IF stage. A second order transfer function was chosen to
minimize phase error, and its performance was demonstrated in
the A6 receiver. The "imperfect" second order loop was chosen
here to eliminate the VCXO control voltage drift in no-signal
conditions due to voltage offsets, a problem in the A6 receiver
It is desirable to keep the VCXO at center frequency in the
absence of signal to enable quicker lock up in time burst
system reception (IXS, DAMA) . Since the receiver is coherent,
proper selection of hardware components would result in the
necessary frequency measurement accuracy. The coherent pro-
cessing is also exactly what was needed for the X-Y display,
and a PLL facilitates reception of typically weak satellite
signals
.
A design to implement signal processing for quick (< 0.1
seconds) and accurate ( + 1 Hz) frequency measurement, and for
the X-Y display is the topic of this thesis. Frequency
measurement is best done in a PLL using non-linear signal
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processing (limiter) , since frequency not amplitude content
is of prime consideration. An X-Y display is most useful if
the signal amplitude content is preserved (linear signal pro-
cessing) . In this way signal fading can be observed, as well
as amplitude modulation. Some form of gain control was also
desired since the range of input signals possible can not be
displayed meaningfully on a four inch diameter fixed range
oscilloscope such as the X-Y display.
Both functions are accomplished by doing linear processing
in an IF stage at 29 MHz and 1 MHz, filtering in a 50 kHz IF
stage, then splitting the signal. One branch is routed through
a limiter and carrier extraction circuit to be processed by the
PLL (Fig. 1) . The other branch is routed to a linear X-Y am-
plifier. Course gain control is provided at the 29 MHz IF
stage in three discrete steps (5 dB, 40 dB, 70 dB) , and
scaling gain control in the X-Y display amplifier in 5 dB
steps. The step attenuators in the 29 MHz IF stage, besides
course gain adjustment, also provides absolute calibration of
the X-Y display to 0.5 dB , by having digitally controlled +
5 dB attenuator adjustment in 0.5 dB steps about the primary
step. The gain control was designed to provide maximum use of
the X-Y display, yet keep the signal level high enough to
drive the limiter to enable maximum performance of the PLL.
13
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A detailed explanation of the IF stage in the Frequency
Receivers follows. Design tradeoffs made in selection of
components, gain and noise calculations are presented. Assuming
low noise, wideband (>30 kHz) linear signal processing from the
antenna to the signal selection unit where the receiver receives
i-tfs input, it is the IF stage that determines the dynamic range,
and noise performance. It must provide sufficient gain to
amplify the smallest signals of interest, but keep gain low
enough to prevent saturation of components with the largest
signal of interest. It must have a low noise figure. It de-
termines the receiver bandwidth. It affects frequency selec-
tion and channel isolation. It must be cost-effective and
meet a development schedule (Table I)
.
The design was further complicated by the unpredictable
nature of the signal inputs, since the receiver will be used
to identify RFI as well as the known satellite signals, and
by the linear versus non-linear processing tradeoffs discussed
in section I.
B. DESIGN TRADE-OFFS
Two designs for the IF stage were seriously considered.
The first was rejected, and perhaps is of no further consi-
deration, but sifficient time was spent in its development
that it is worth mentioning here as background for the
15
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: 30 kHz, 10 kHz,
3 kHz, 200 Hz
: 1000 Hz, 300 Hz,
100 Hz, 20 Hz
: + 1000 Hz
+ 100 Hz





reasoning in the selection of the final design.
1. AGC/MGC
A manually controlled AGC loop was first considered.
Pure AGC is unsatisfactory for the X-Y display, since no com-
parative data between different signals can be obtained. A
manual control was designed whereby the AGC control voltage
was the sum of three control voltages; a MGC voltage, a high
level AGC voltage, and a low level AGC voltage. The MGC vol-
tage set a range about which the IF stage was a linear ampli-
fier. If the signal got too strong the high level AGC vol-
tage became a factor and reduced gain. If the signal dropped
to a level that could no longer drive the PLL limiter into
limiting, then the low level AGC voltage resulted in in-
creased gain. Signal processing was linear between the high
and low level AGC detector thresholds, with the signal visible
on the X-Y display. Signals stronger or weaker than the high
or low levels were either off scale on the display or too
small to distinguish, respectively. The design was rejected
for two primary reasons. One, frequency measurement accuracy
depended upon the MGC setting. If it was properly set fre-
quency measurement was accurate. If it was set too low (mini-
mum gain reduction) then the high level AGC would effect gain
reduction for large signals in order to prevent component
saturation. If the input signal was amplitude modulated there
was an indeterminable amount of amplitude to phase modulation
conversion in the AGC components that resulted in a frequency
measurement inaccuracy. Second, a slow AGC loop would alle-
viate the first problem, but would result in possible component
17
damage if the MGC control was set too low and a very strong
signal burst in. If the AGC did not respond fast enough, at
minimum the receiver would be driven well into saturation
and effectively shut down.
Compromise of the two was unresolvable, and the design
was rejected in favor of pure MGC in discrete steps.
2. Stepped MGC
This design eliminated the problems of the previous
design. Three signal level ranges are implemented for pro-
cessing (Fig. 2) . All signals of a power level within the
range selected are processed linearly for the X-Y display.
Any signal level higher that the range maximum causes satura-
tion, but this non-linear processing does not affect the PLL
frequency measurement, and the presentation on the X-Y dis-
play is off scale, cueing the operator to shift ranges if an
X-Y presentation is desired. Signal levels smaller than the
range minimum are not detected by the PLL until the operator
changes ranges. There is no warning of this condition other
than the receiver unlock indication and no X-Y display presen-
tation. The width of each range (65 dB) was determined by
the dynamic range of the limiter in the PLL (sec. III. C.)
.
Range selection is made in the 29 MHz IF stage for two reasons.
First, high gain is required for small signal levels, but this
gain would result in saturation of downstream components with
large signals unless the gain is reduced (or attenuation in-
creased) . The attenuators both select the signal-level band
and prevent saturation. Second, the solid state attenuators








j RFI-2 Range |
-50 dBm -115 dBm
Figure 2
Frequency Receiver Input Power Ranges
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C. 29 MHz IF STAGE
Figure 3 describes the 29 MHz IF stage. Calculations
verifying the gain and noise performance of this configuration
follow. During actual design, several iterations between
gain/noise performance and component selection were made, but
only the final figures are shown.
1. Saturation Levels Calculations
When considering component saturation levels four
situations were considered (Table II)
:
a. Maximum signal input (-20 dBm) with GC 1 and GC 2
set at their minimum values (insertion loss only) . Here power
levels were checked to be below component destruction levels.
b. Maximum signal input (-20 dBm) with the receiver
configured for the RFI-1 range. Here power levels were
checked below component saturation levels (output power < 1 dB
compression point output power) , ensuring linear signal pro-
cessing.
c. Maximum allowable signal input with the receiver
configured for the RFI-2 range (-50 dBm) . Operating levels
were checked below saturation levels as in b.
d. Maximum allowable signal input with the receiver
configured for the SATCOM range (-85 dBm) . Operating levels
were checked below saturation levels as in b.
2. Noise Temperature Calculations
Noise calculations were made in terms of the equivalent
noise temperature (T ) of each section as illustrated in Table
III. The use of the variable attenuators results in different
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5.5dB) (ldB comp.=17dBm//
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29 MHz IF Stage
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COMPONENT COMPONENT GAIN Il.C.l.a. Il.C.l.b. II. C. I.e. II.C.14,
ANTENNA TO SSU +26.5 dB -20 dBm -20 dBm -53 dBm -85 dBm
FR-IF29-M1 -8.0 6.5 6.5 -26.5 -58.5








PI -3.0 12.5 12.5 -20.5 -52.5
F2 -8.0 9.5 9.5 -23.5 -55.5




11.0 11.0 -22.0 -54.0






















» Output is 0.5 dBm over 1 dB compression point.
Output is 0.5 dBm over 1 dB compression point - design compromise - some
loss of linearity in upper end of RFI-1 Range.
Linear output would be 20.2 dBm, 3.2 dB above 1 dB compression point,
. estimate 20 dBm output.
_ 2.9 dBm below obsolute maximum input of A4.
Linear output would be 45,6 dBm, 28,1 dB above 1 dB compression point,
fi
estimate 21 dBm output.
_ 3.4 dBm below absolute maximum input of A5
,
Linear output would be 44,1 dBm, 26.6 dB above compression point, esti-
R mate 21 dBm output.
Linear output would be 13 dBm, 5,0 dB above 1 dB compression point, esti-
q mate 10 dBm output,
, Attenuation=Attenuator step + Device Insertion Loss.
Attenuation=Nominal Setting-Calibration Range+Insertion Loss (worst case),
TABLE II
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depending upon which range the receiver was configured for
(RFI-1, RFI-2, SATCOM) . Worst case was considered, meaning
the attenuators were set for maximum calibration attenuation
(range value +5 dB)
,
/see I.B./. Equivalent noise temperature
(T ) was computed from the relation /Ref. 6j:




where F is the noise figure of the section, and G is the
power gain prior to the section. A convenient comparison
point is a -85 dBm input signal, which is common to all ranges
From
SNR = "kTB
where SNR is the signal to noise ratio at the output of the
29 MHz stage (A5) , and
C = -85 dBm
k = -19 9 dBm/K-Hz
B = 45 dB Hz (30 kHz - widest IF filter)
5 _ _
T = E (TJ . ; i = section number /Table III/
i=0 1
*
it is found that in the
SATCOM Range, SNR = 41.8 dB
RFI-2 Range, SNR = 41.6 dB
RFI-1 Range, SNR = 23.9 dB
As far as the frequency tracking loop is concerned,
these levels of SNR are very adequate. Observing a -8 5 dBm
signal on the X-Y display in either the RFI-2 or SATCOM range
presents essentially the same picture. Viewing it with the
24
RFI-1 range selected presents it as a noisier signal. For
this reason the SSA Operator will not be able to select -60
dBm to -80 dBm as X-Y display maximum deflection, when
operating in the RFI-1 range /see Section VI/.
3 . Gain in the Normal Operating Mode
The gain of the 20 MHz stage was determined so that
any additional gain required to get the signal up to the
minimum input for limiting, could be added in following IF
stages (1 MHz, 50 kHz). In the calculation three considera-
tions were noted:
a. the component gain values used in Table IV, are
manufacturer's worst case specifications in mose cases.
b. the attenuators (GC1 and GC2) were set at the
nominal calibration value.
c. the resultant gain was calculated for the SATCOM
range only, and will be applied to the SATCOM range maximum
(-85 dBm) and minimum (-150 dBm) signal inputs to compute the
voltage levels (see paragraph D) . It is easily shown (Table
II) that the voltage levels so calculated will be the same
for the maximum and minimum of the RFI-1 and 2 range, since
signal level change between ranges equals attenuator change.
D. 1 MHz IF STAGE
The design effort and complexity of the 20 MHz IF stage
ultimately resulted in a relatively uncomplicated 1 MHz IF
stage (Figure 4). Similar calculations as in the 29 MHz stage,
of saturation levels, noise temperature, and normal operation
were made. The gain of the LM318 (A6) was the only degree of
25
COMPONENT GAIN(dB)
Signal Selection Unit + 26.5
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freedom in this stage's design and was determined based on the





Since voltage devices rather than power devices, as in
the 29 MHz stage, are used it is convenient to convert the
power level output of M2 to a voltage level. Table V is a
continuation of the conditions described in paragraph Il.C.l.a
through d., and tabulated in Table II, except that voltage
levels are used. Four situations were checked for: (1) The
LM318(A6) output was below 7 Vrms (saturation) in normal opera-
tion since + 12 Vdc power supplied were used. (2) F4 (K17C,
TTE, bandpass filter) output was below 4.47 Vrms, its 1 dB
compressed output (+ 13 dBm) . (3) The maximum input to M3
(MC1496) was below 80m Vrms, its . 3 dB compression point
(Figure 6). (4) The output of M3 did not saturate Bl, the
operational amplifier buffer following it ( <_7 Vrms) .
2 Noise Calculations
Conversion back to noise figures in decibels was made
to keep the results in the same terms as Table III. Table VI
considers only the section up to the LM318 (A6) , since no
noise specifications are given for the MC1496 (M3) . From
these relationships /Ref. 6/ the noise figure (F) of the LM318
was calculated in decibels:
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29 MHz EF-H5SU 13.1 -21.9 -19.9
SATCOM RFI-2 RFI-1 SATCOM RFI-2 RFI-1 SATCOM RFI-2 RFI-1
FR-IF29-M2 8 a 8 -8 -8 -8
16.6 16.6 16.6
-IF29-A6 8.6 8.6 8.6 3.46 3.46 3.46
COMPONENT





29 MHz IF+-SSU 65.8 65.8 33.8 521.9 536.8 31844
SATCOM RFI-2 RFI-1 SATCOM RFI-2 RFI-1
FR-IF29-M2
78.9 43.9 13.9 0.53 528
-IF29-A6
TABLE VI




-§- = 4 RkT (3)B s e l '
e
~- = 10nV//Hz (4)
R = lkfl (5)
s
k = 1.38 x 10" 23 joules/K (6)
Equations (4) and (5) are obtained from the manufacturer's
specifications /Ref. 7/
.
3 . Normal Operating Mode Gain
As illustrated in Table VI, the nominal gain through
the 1 MHz section is with A6 set to 8.45 dB . But its gain
can be adjusted - 5 dB to compensate for actual gains and
losses in the system up to the input of M3 . For this reason
the gain of the 1 MHz section is different for different
receivers, but the total gain from the input of Ml to the
input of M3 was nominally designed for, and is then adjusted
to the value needed to have a voltage level of 8 mVrms when
-85 dBm is input in the SATCOM Range, when -50 dBm is input
in the RFI-2 Range, and when -20 dBm is input in the RFI-1
Range. Any further gain is applied through the 50 kHz filter
bank to get up to the limiting levels of Ll (Figure 12)
.
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III. 50 kHz ANALOG PROCESSING
A. ANALOG VOLTAGE MULTIPLIER
The MC1496 Balanced Demodulator is used as an Analoge
Voltage Multiplier (AVM) in two places in the receiver. First,
it is used as the mixer driven by the VCXO, down converting
the signal at 1 MHz to 50 kHz. Second, it is used as the
multiplier for the X and Y signal in the X-Y Display Driver.
Operation of this device is explained in Refs. 8, 9, with the
circuit employed an adaptation of the Product Detector shown.
Gain performance of the modified circuit is plotted as Figure
6. The data obtained is consistent with the describing
equations given in the references.
In its use as M3 in the frequency receiver the output is
buffered through Bl because of the MC1496's inability to
drive loads lower than 10 kft . Since only the difference
frequency is of interest the output is AC coupled. The DC
component was not meaningful at this point in the circuit.
In its use as M4 and M5 the DC component of the product
is the information that is displayed on the X-Y oscilloscope
(see VI. A.). The output is DC coupled through and filtered
by F9 (or F10) , which is DC biased to null the bias voltage
at the MC1496 output (^8.75 VDC) . The oscilloscope X-ampli-
fier and Y-amplifier adjustments are used to fine tune the
nulling of the bias voltages. Configured as M4 and M5 the









































capacitors used in M3 , as per Ref . 9, (Fig. 7)
.
B. FILTER BANK
The 50 kHz IF filter bank enables selection of four band-
widths; 20 Hz, 3 kHz, 10 kHz, and 30 kHz. The response
curves of the TTE 3 kHz and 10 kHz bandwidth filters are in-
cluded as Figures 9 and 10. The 30 kHz filter (F2) is part
of the 29 MHz IF stage, and is implemented using a DATEL
active filter with a -3 dB lowpass cutoff of 85 kHz /Ref. 10J7.
An active filter is used following the straight through path
to suppress any frequency components, other than signal, from
reaching the limiter, such as carrier components from M3
.
Since the receiver is calibrated it is important that gain
through the filter bank be the same regardless of the filter
selected. This explains the purpose of the amplifiers in the
filter bank circuit (Fig. 8), since each filter has different
conversion losses. The voltage gain of each circuit element
is shown in Table VII. The straight through path is used as
the reference. The voltage gain of the TTE filters is ob-
tained from the response curves (Fig. 9, 10). The insertion
loss of the 200 Hz filter is specified as 6 dB, but the
voltage gain is not a simple conversion of 6 dB to a gain of
0.5 There is a mismatch between input and output impedances.
If the filter has no insertion loss, then:
V =
*I V Zvr V 50v v. J Ji V V
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(Max/Min)
COMPONENT Input Level (rms) Voltage Gain Description
FR-IF50-B1 972mV/547mV 1 TC083CN OPAMP (TI)
A7 972mV/547mV 3.2 TC083CN OPAMP (TI)
X2 2 . 98V/1 . 68mV 0.5 lkQ matching resistor
F5 1.49V/837uV 0.912 TTE K1427 BPF
GA1 1 . 34V/764uV 0.712 lkft trimpot
SI 972mV/547mV 1 CD4052AD-Analog Dip Switch (RC
F8 972mV/547uV 1.0 FLT-U2 Active Filter (DATED
A9 972mV/547uV 6.0 Ucft matching resistor
X3 2.98V/1.68mV 0.5 lkfl matching resistor
F6 1.49V/837uV 0.631 TTE-K1426 BPF
GA2 940mV/528uV 1.03 lkfl trimpot
A8 972mV/547uV 1 Beckamn Power Amp-Helipot 823
X4 972mV/547uV 0.82 41kft impedance match
F7 797mV/448uV 2.24 Comstron-SEG-FA2594
GA3 1.79V/1.01mV 0.54 lkft trimpot
OUTPUT 5.83V/3.3mV
TABLE VII








The potentometers are used to fine tune the gains of each
branch. Voltage gain through each branch of the filter bank
is one (0 dB)
.
C. LIMITER/COMPARATOR
The Plessey Semiconductor SL]624C multimode detector is
used as. the limiter for the PLL portion of the receiver. Its
use is described in Ref . 11. The limiter output is converted
by an NE527 comparator to TTL levels for use in the digital
signal processor (see III) . The circuit is illustrated in
Figure 12. The diodes connected to the limiter input served
as a pre-limiter for large signals since the maximum input
to the limiter is approximately 1.5 Vnms . Care needed to be
taken in this section of the circuit to prevent oscillations,
since the limiter has a wideband gain of 7 dB, and the
succeeding digital circuitry would be working with twice and
four times the signal frequency of 50 kHz. Also the input for
the X-Y Display Driver is taken from this point, to be cabled
to a different rack location, and so subject to RFI. All
input/outputs are differently connected where possible and leads


























IV. 50 kHz DIGITIZED SIGNAL PROCESSING
This portion of the receiver processes frequency informa-
tion only. The signal, now amplified and converted to TTL
levels is digitally manipulated to extract the carrier, and
drive the loop filter.
A. CARRIER EXTRACTION
Three types of signals received are of particular interest;
CW, PSK, QPSK. In CW the carrier is already present and re-
quires no further processing other than amplification and
filtering. PSK and QPSK do not normally have carrier compon-
ents and are typically processed in squaring loops, or qua-
drupling loops /Ref. 12, 13_/. The same principles were em-
ployed in this circuit. PSK signals (in TTL form) are doubled
in frequency, resulting in a non-phase shifting frequency
component at about 100 kHz. QPSK signal is quadrupled and
divided by four. The circuit is an adaptation of a frequency
doubler (pg. 35) circuit in Ref. 14. The input signal at
approximately 50 kHz is used to drive two 74 00 NAND gate
integrated circuits utilized as described. The output triggers
a 74121 monostable multivibrator timed to square up the 100 kHz
pulses. This in turn is used to drive a second set of 7400 's
and 74121 to produce a 200 kHz square wave. The 100 kHz out-
put drives the independent flip-flop of a 74177 binary counter
in a toggle configuration to divide by two. The 200 kHz output
drives the other three flip-flops of the 74177 in a divide by
44
by four configuration. The input signal, the divided by two
output, and the divided by four output are input to a 1 of 4
decoder which is used to select the CW, PSK, or QPSK mode of
operation respectively. The logical circuit presentation is
illustrated in Figure 13. The circuit board layout is illus-
trated in section VIII. C, as part of the Digital Signal
Processor board.
B. EXOR PHASE DETECTORS
In an analog PLL a mixer or an AVM (analog voltage multi-
plier) is used as a phase detector /Ref. 4, 5/. In a digital
PLL an EXOR gate can be used /Ref. 5, 15_7« An in depth
explanation is available in the references. However, consider
an EXOR gate. When the two inputs are exactly the same fre-
quency and 90 out of phase, the output is a TTL square wave
at twice the frequency of the input. This output is AC
coupled and integrated through the loop filter to produce the
VCXO control voltage (see V) . As the signal leads or lags the
reference input then the AC coupled EXOR output becomes more
positive or negative, which through the integrator (and loop
filter) changes the VCXO frequency and corrects the signal
phase. This is how one EXOR gate is used in the frequency
receiver. A second 50 kHz reference signal lagging the first
by 90 (para. C.) is mixed with the signal in a second EXOR
gate (so that its output is all positive during lock) to act
as the in lock detector. As such the first EXOR gate is re-
ferred to as the phase detector (because it's output drives































































































(inputs are in phase) . The circuit is illustrated if Figure
14.
To provide the greatest loop stability and accuracy it is
important to ensure that the output levels of the EXOR gates
remained stable. Reference 16 specifies V_ of a TTL inte-
grated circuit to be 2mV/ C, This was considered acceptable.
To further ensure stability all TTL loop circuitry is laid
out on one printed circuit board and the 5 volt power supply
for the TTL circuitry locally regulated (in the frequency re-
ceiver) . This includes the carrier extraction circuits and
the 50 kHz reference frequency generator.
The performance of the EXOR gates as phase detectors in the
presence of noise was also considered. Reference 15 deals
directly with this. Four types of phase detectors were con-
sidered, based upon their response curve of output versus
phase difference of the inputs. They are sinusoidal, triangu-
lar, saw tooth, and bang-bang (Figure 15) . The phase detectors
in the A6 receiver were sinusoidal, and the EXOR's are trian-
gular, so only their performance is tabulated. Two criteria
v/ere considered; first, the degradation in signal to noise
ratio (noise figure) was determined, and second, degradation in
signal to noise spectral ratio was determined. The reference
(0 dB degradation) was an ideal multiplier (Figure 16a) . The
noise figure results are tabulated for the two types of detec-
tors in Figure 16b, 16c for low signal to noise ratio inputs.
The results were independent of the BPF in the phase detector
input. The signal to noise spectral ratio results are tabulated
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phase detector input does affect the results. The difference
in performance was considered acceptable to obtain the easier
design facilitated by using digitized signal processing.
C. 50 kHz REFERENCE SIGNAL GENERATOR
The final section of the Digital Signal Processor was the
50 kHz reference generator. As mentioned in B, two reference
signals are required for the EXOR phase and coherent detectors.
The first must always lead the second by 90 degrees, so that,
in lock, the coherent detector output is at a TTL high level
(5V) . A circuit using two J-K flipflops in a ring configura-
tion, as described in Ref . 14 is used to generate such a pair
of 50 kHz signals from a reference 200 kHz generated in the
Frequency Unit of the SSA.
A second set of 50kHz signals that leads the first set is
needed for the X-Y display (see section VI) , to compensate for
phase lag of the signal thru the limiter/comparator and carrier
extractor. This second set is generated using the same scheme
used for the first set, only the 200 kHz reference is first
passed through a 7 4121 monostable multivibrator to vary the
trailing edge of each pulse. The J-K flip-flops are trailing
edge triggered. In this way the 2 00 kHz reference edge is
varied through 360 degrees of phase, resulting in 90 degrees
of phase adjustment at 50 kHz.
To ensure that the second pair of 50 kHz signals always
led the first by a variable amount from to 90 degrees, as
51
shown in Figure 17, some EXNOR and NOR logic was added.
Without it the phase relationship between the first and second
set of 50 kHz references is a nominal value + 90 or + or
+18 degrees depending upon start up conditions of the inde-
pendent J-K flip-flop pairs. Referring to Figure 17a it was
observed that when all the signals are in their proper phase
configuration, if W and X are not the same logical level,
then W and Y are the same logical level. If this were not
true then a control D-type flip-flop (7474) is cleared. This
output is used to drive the clear input of the J-K flip-
flops for the X-Y display set of 50 kHz references low, thus
clearing all output of this set. When conditions are correct
(W and X both logical zeros) (Fig. 19b) then the control flip-
flot Q output is set high using the pre-set, which allows the
second J-K flip-flop set to begin operation. The control
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V. PHASE LOCKED LOOP-FREQUENCY TRACKING
Although this part of the receiver could be considered the
heart of the receiver, the complications of designing the IF
sections (29 MHz, 1 MHz, 50 kHz) consumed a considerable
majority of the design effort. For this reason a firm design
for the loop filters was not completed. Much work was done on
this part of the receiver, particularly in specifying the
Voltage Controlled Crystal Oscillators (VCXO) , and considering
the feasibility of sweeping the VCXO ' s for faster acquisition.
These considerations follow.
A. VOLTAGE CONTROLLED CRYSTAL OSCILLATORS
The A6 receiver (paragraph I. A.) was the test bed for
determining the VCXO parameters for the frequency receivers.
The center frequency (9 50 kHz) was kept, because it was low
enough to result in sufficient significant digits of fre-
quency measurement on the HP5345A counter (+ 0.0001 Hz for
1.0 second gate time). The 50 kHz frequency that resulted
from the 950 kHz mixing with 1 MHz was also found to be a
reasonable frequency for designing hardware. The frequency
control range was chosen as + 2 kHz. The A6 receiver VCXO's
have control ranges of + 190 Hz, + 950 Hz, and +9.5 kHz.
The + 190 Hz range would not be useful in the frequency
receiver. It found little use in the A6 receiver. The + 950
Hz mage found the most general use, but was too narrow
considering a + 1 kHz transmitter specification /Table I/.
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The +9.5 kHz range was larger than needed in nearly all cases,
and made narrow loop filter design difficult due to its fre-
quency versus control voltage characteristic. Also only one
(vice 3) VCXO was chosen, the + 2 kHz range being sufficient
to track transmitter drift ( + 1 kHz) , and still enable suffi-
ciently narrow loop filter design (20 Hz). Stability speci-
fications were set at + 50 Hz to ensure accuracy, and minimum
drift with temperature and time. Voltage levels were chosen
to conform with anticipated available levels (+12, 5 VDC)
.
B. SWEEPING THE VCXO
Sweeping the VCXO in a PLL is considered in Ref. 17. That
reference illustrates the circuitry used in that application.
Maximum sweep rates were empirically obtained and vali-
dated the theoretical sweep rates derived in Ref. 4.
C. LOOP FILTER
The desired loop filter has an imperfect second order
transfer function (paragraph I.B.). Two schemes were consi-
dered (Figure 19). Neither was brought to a final design,
but are included to facilitate their design in continued fre-
quency receiver development. Loop filter bandwidths of 20 Hz,
100 Hz, 300 Hz, and 1000 Hz were considered desirable.
D. OPEN LOOP OPERATION
This circuit was designed to operate the receiver in an
open loop mode (Figure 20) . In this mode an external frequency
source, the test unit Rockland Synthesizer 5610A, is used to
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drive the carrier input terminals of M3 . In this way phase
modulation of received signals can be observed on the X-Y
display if the frequency is tuned close to the signal input
frequency (Af = 0.1 Hz would result in X-Y display rotation
of 36 /second). Tuning steps of 0.1 Hz are achieved by
dividing the synthesizer output, nominally tuned to 95M Hz,
by 100 and stepping the synthesizer in 10 Hz steps. Output
level of the synthesizer is set to +13 dBm. A Plessey Semi-
conductor SP8629 /Ref. 22_/ is used to implement the divide
by 100 with one component. It required 200 mV p-p to 1000
mV p-p sinusoidal input, and the synthesizer level is within
this range after coupling and dividing as shown in the figure
The insert illustrates the proper SP8629 pin connections as
described in the reference.
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VI. X-Y DISPLAY
A. EXPLANATION OF THE DISPLAY
The X-Y display is a standard X-Y oscilloscope. To illus-
trate how the X and Y inputs are derived and why the frequency
receiver is used to drive the display the simplest case is con-
sidered. Assume a CW input signal to the receiver. After
synchronous mixing by the frequency receiver's PLL the output
is
A cos 2tt (50xl0 3 ) t. (1)
Consider the X input as the product of (1) and the 50 kHz
reference signal into the phase detector
A cos 2tt (50xl0 3 )t cos(2tt (50xl0 3 ) t + 0°} = 1/2A (2)
(after filtering the 100 kHz component)
.
And similarily consider the Y input as the product of (1) and
the 50 kHz reference into the quadrature detector
A cos 2ir (50xl0 3 )t cos(2tt (50xl0 3 )t + 90°) = (3)
(ignoring the 100 kHz components)
.
Equations (2) and (3) assume that the CW signal is exactly in
For simplicity the 50 kHz reference is shown as a pure
sine wave, when in fact it is a TTL square wave. Filtering
the harmonics out of the product of the CW input and a square
wave will yield the same result.
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phase with the references. However, there is a phase shift
since the X-Y display signal is pulled off prior to the
limiter. The shift is equal to the phase shift caused by
the limiter/comparator and the carrier extractor. Equation
(2) then becomes




A cos 27r(50xl0 3 )t cos{2tt (50xl0 3 ) t + 90° - <j>}= 1/2 A sin
<f> (5)
From this it can be observed that the Y input increases and X
input decreases. Depending upon the phase shift (<j>) the CW
X-Y presentation could be off from the vertical by as much as
20 or 30 degrees (<}>=20 -30 ) . It is desired to have the normal
displays oriented on the vertical and/or horizontal axis. This
is why the 50 kHz references for the X-Y display driver can be
phase shifted (paragraph IV. C). Similar calculations can be
done with PSK,
PSK = A cos { 2tt (50x10 )t + 6); 8=(J), <j> + 180° (6)
and QPSK
QPSK = A cos{2it (50xl0 3 )t + 9>; 9=4), 4>+ 90°, <j> + 180° (7)
and are left to the reader. Similarly it could be readily
shown that if the reference signals (50 kHz, TTL) are not
"locked" in phase with the signal then the X-Y display vectors
will rotate on the scope. A PLL implementation is thus desirable
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B. DISPLAY DRIVER/CONTROLLER
Two functions are performed by the X-Y Display Drive Cir-
cuit. This first is to implement the X-Y inputs as described
in A. The second is to scale the inputs to match the fixed
volts/division setting of the oscilloscope, since input signal
levels can vary over 65 dB in a selected range. The circuit
in Figure 21 does this. The calibrated voltage level of
either Frequency Receiver 1 or 2 is selected by FR-IFXY-S1,
an analog switch. Both operational amplifiers of a TL083CN
dual op amp chip are configured about discrete gain steps,
the first to buffer the input, and the second to amplify
(A =7.713) the attenuated input signal to be at or near full-
scale deflection on the oscilloscope. Since the inputs from
the frequency receivers are calibrated, use of 1% resistors
for the steps of the attenuator section gave an accurate
(+ .25 dB + 2%) signal power level of what full-scale X-Y
display deflection actually is.
The additional percent is contributed by the analog switch
resistance. This error is minimized by keeping the values of
the attenuator resistors high. If R = Switch Resistance andr
s
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Maximum error occurs with minimum R„ = 10.82k (Table VIII)
.
R could be as high as 120, therefore,
s
error/max = 1Q>82k = 1.1%
The amplifier output is then connected to two MC1496 analog
voltage multipliers (AVM) , one for the X channel and one for
the Y. Their outputs in turn go through a low pass filter,
with a DC bias, to remove sum and harmonic frequency terms,
and the DC level in the AVM output (9VDC)
.
Additionally, a buffered input is provided to be connected
to the X-Y ADC to enable computer production of a hard copy
of the X-Y presentation.
The gain steps are determined based on the selections
that would be made available for the SSA operator. In the
SATCOM range maximum X-Y display deflection can be selected
for a signal of -85 dBm, -90 dBm, -95 dBm, -100 dBm, -105 dBm,
-110 dBm, -115 dBm, -120 dBm, -125 dBm, -130 dBm, -135 dBm,
and -14 dBm. In the RFI -2 range, -50 dBm, -55 dBm, -60 dBm,
-65 dBm, -70 dBm, -75 dBm, -80 dBm, -85 dBm, -90 dBm, -95 dBm,
-100 dBm, and -105 dBm can be selected. In the RFI -1 range,
-20 dBm, -25 dBm, -30 dBm, -35 dBm, -40 dBm, -45 dBm, -50 dBm,
-55 dBm, -60 dBm, -65 dBm, can be selected. This, combined
with the known posible voltage levels at the input to the X-Y
display deiver (3.3m Vrms to 5.83 Vrms) and the desired maxi-
mum input to the MC1496 multipler (-80m Vrms) determined the

















































Gain at dB attenuation = 7.713
TABLE VIII
RESISTOR VALUES FOR THE X-Y DISPLAY DRIVER
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The inhibit control input of S2 and S3 is used to allow
control with four bits. If operated separately they would
require six control bits. The truth table is illustrated in
Table XII.
The X-Y Display Driver is not located with the frequency
receivers, but mounted in the X-Y display chasis. Intercon-
nections to it from the frequency receivers, since either one
can be chosen to drive the X-Y display, are made through the
Frequency Receiver Interconnection panel (see Table X) . Out-
put to the X-Y analog to digital converters is directly from





RCA CD4 052BE 2
RCA CD4051BE 2
74153 1

















PARTS LIST FOR X-Y DISPLAY DRIVER
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VII. FREQUENCY RECEIVER INTERCONNECTION PANEL
To simplify, and organize the cabling to and from the fre-
quency receivers and X-Y Display, a distribution panel is used
This permits the use of one cable to each receiver carrying
all control data, reference frequencies, and status lines.
The routing is shown in Figure 23, and a list of inputs, out-
puts, and interconnects in Table X. Different type connectors
are used for each I/O type, to prevent inadvertent wrong con-
nections. In all, 4 types of connectors were required; one
type for the CIB's, one for the Frequency Receivers, one for
the CPU, one for the X-Y Display Driver.
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VIII. SPECIFIC USEE SECTIONS
This section is intended to facilitate the incorporation
of the frequency receivers into the SSA. Data pertinent to
software control development, layouts needed for receiver
production, and procedures for adjusting and calibrating the
receiver are presented. Some redundancy of the information
presented in earlier sections could not be helped and is
intentional. This section is intended to be an assimilation
of data for specific users, not necessarily interested in the
design development presented in earlier sections.
A. COMPUTER CONTROL
Software development is divided into what the receiver
requires from the computer, and what data the receiver will
be feeding to the computer.
1 . Input (Control)
The frequency receivers were designed for computer
control. There are no manual controls available to the
operators, and there is no manual mode of operation. The two
frequency receivers of the SSA share one Control Interface
Board (CIB) /Ref. 23/ , with the X-Y display control bits on
a separate CIB. The control functions of each bit or bit
group is shown in Figure 24, Table XI and XII. The display
of control functions available to the operator and the desired
bit output for each function is shown in Figures 25 and 26.
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LOOP FILTER B.W./VCXO SWEEP CONTROL






























FREQUENCY RECEIVER SELECT FR1
CI
FR2 1
SATCOM RFI 2 RFI 1 C2 C3 C4 C5
-140 -110 -65
-135 -105 -60 1
-130 -100 -55 1
-125 -95 -50 1 1
-120 -90 -45 1
-115 -85 -40 1 1
-110 -80 -35 1 1
-105 -75 -30 1 1 1
-100 -70 -25 1
-95 -65 -20 1 1
-90 -60 1 1
-85 -55 1 1 1
TABLE XII
X-Y CIB DISTRIBUTION/CONTROL FUNCTION
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receiver is a desirable control function to be presented with
the other receiver controls, but is not included on the fre-
quency receiver CIB, and not discussed here. Control of the
Rockland Synthesizer used with the test unit to operate the
receiver in an open loop mode (Figure 20) is described in
paragraph I.D.
2 . Receiver Outputs
Directly from the receiver are two outputs. One is a
status line indicating the receiver is in lock (high) or out
or lock (low) . This output is to be used to validate the
frequency measurement obtained from the HP counter. The
second output is from the X-Y display through the X-Y display
ADC's. This data is intended to be used to produce hard
copies of the X-Y Display, and to calibrate the receiver (see
paragraph VIII. B. 2)
.
Two other outputs are required to be processed by the
computer that are not directly available from the receiver.
One is the frequency reading of the HP counter assigned to
each receiver. Control and operation of the counter is
covered in Ref. 19. The second is the time of counter measure-
ment, accurate 5o + 0.01 seconds since DAMA signal bursts are
0.1 seconds in width /Ref. 20/.
To summarize, the information required to be read and
stored or processed by the computer is:
a. Rockland Synthesizer frequency setting
b. HP5345A counter reading
c. Time of reading in (b.)
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d. Status of in-lock line during entire reading.
(any unlock indication during the gated measure-
ment of the HP5345A in-validates the measurement)
.
3 . Information Processing
Since raw data is only ossasionally useful to an
operator, the data output by the computer to the control con-
sole or on printed displays should be.
a. Tuned frequency = Rockland Synthesizer setting
+ 151 MHz
b. Measured frequency = HP counter reading
+ Rockland Synthesizer setting
+ 150.05 MHz
c. Frequency Measurement validity - voiding presen-
tation and cueing the operator that the
receiver is unlocked, if the lock/unlock line
went low at a time during measurement.
d. Time of measurement.
e. Frequency Receiver used (1 or 2)
.
The ability to display raw data (Figure 25) is desirable only
for troubleshooting.
B. INSTALLATION OF THE RECEIVER
Because receiver adjustments frequently result in erroneous
operation of the receiver by the uninformed, and complicate
troubleshooting for the informed, every effort was made in the
design to reduce the number of adjustments. However a receiver
whose output is intended to be calibrated to + 0.25 dB cannot
escape some adjustments. Nearly ail of these are intended to be
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made upon initial installation and remain unchanged for the
receiver functional lifetime.
1 . Adjustments
a. Trimpot Tl in the 1 MHz IF section adjusts the AC
voltage level on pin #1 of M3 (MC1496) to 80 mVrms under the
following conditions.
1) -58.5 dBm input of frequency fs to R port of Ml
2) Rockalnd Synthesizer output level at +13 dBnv
frequency of fs +29 MHz
3) GC1 selected to dB
GC2 selected to 5 dB
b. Trimpot T2, T3 , T4 adjust the AC voltage level on
pin +13 of SI (CD4052A) as follows:
1) Select the 30 kHz IF filter
2) Record AC voltage at pin #13 on Si
3) Select the 10 kHz IF filter
4) Adjust T2 until the voltage on pin #13 of SI
is the same as in 2
.
5) Select the 3 kHz IF filter
6) Adjust T3 until the voltage on pin #13 of SI
is the same as in 2.
7) Select the 200 kHz IF filter
8) Adjust T4 until the voltage on pin #13 of SI
is the same as in 2.
c. Trimpot T5 adjust the phase of the inputs to the
quadrature detector. Using a dual trace oscilloscope with
trace A to pin 12 and trace B to pin 5 of IC 01, adjust (Fig. 16)
T5 until the two signals (50 kHz TTL) are 90 out of phase.
80
d. Trimpot T6 adjust the threshold sensitivity of
the lock detector. By reading the DC boltage level on pin
6 of connector Dl adjust the level of VDC which depressing
S6 (complete step c. first)
.
2. Calibration
In a fully operational SSA the frequency receiver can
and should be calibrated to have a flat response over the fre-
quency range of interest, 243 MHz to 27 MHz. With the re-
ceiver configured for nominal gain the input frequency is
swept over the above frequency range, The computer records
frequency versus level at the X channel ADC of the X-Y Display
The levels are converted to decibels, and the mean value
computed. The computer can now compute how to set the cali-
bration bits of GC2 depending upon the frequency tuned, by
referring to a look-up table that contains the output level
deviation from the mean.
C. RECEIVER PRODUCTION
This part is a separate list of Figures and Tables that
refer to receiver production:
Panel Drill/Cutout Drawing Figure 27
Circuit Box Drawings Figure 28
Junction Box Drawing Figure 29 thru 31
Assembly Drawing Figure 32
Filter Bank PC Board Layout Figure 3 3
Analog Signal Processor PC Board Figure 3 4
Digital Signal Processor PC Board Figure 35
X-Y PC Board Layout Figure 36
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Frequency Receiver PIN Connections Table XIII
X-Y Display Driver PIN Connections Table XIV
Parts List For The X-Y Display
Driver Table IX
29 MHz IF Stage Parts List Table XV
Filter Bank Parts List Table XVI
Analog Signal Processor Parts List Table XVII
Digital Signal Processor Parts List Table XVIII





































































































































































































































































































































Open Loop Sweep Frequency
VCXO Output
50 kHz ^90 - (out)














8 Limiter Input (-)
10 X-Y Input (+)
12 Limiter Input ( + )
14 Filter Bank In ( + )
16 Filter Bank In (-)
18 CIB A2
20 CIB Al
33 VCXO/Manual Lock Frequency
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16 50 kHz / - from FR-1
17 50 kHz /90 - from FR-2
18 50 kHz / - from FR-2
19 50 kHz /90 - from FR-1
20 X Input to X ADC
21 Y Input to Y ADC
22 X Output to scope










ANZAC Amplifier - AM 102 2
ANZAC Amplifier - AM 105 1
ANZAC Amplifier - AM 108 2
K&L Tubular Filter - 4B340-29/1 . -0 1
K&L Lamped Filter - 4B50-29/2 . 5-0 1
Tyco Crystam Filter - 001-34-760 1
Daico Step Attenuator - 100C1428-1D 1
Daico Step Attenuator - 100D0589-6
•
-A-. 5 ,1,2 ,4,8, 32 1
Narda 3dB Attenuator - SMA 2
TABLE XV










TTE Bandpass Filter K1426
TTE Bandpass Filter K1427
Comstrom Seg . Bandpass Filter





Analog Switch CD4052 BE
Beckman Helipot 083 Driver
TL0 83CN OPAMP
+12 V DC Regulator (7812)








































Bourne RJ2 6FW10 3 (lkft) 3
TABLE XVI









TTE Bandpass Filter K17C 1
Balanced Demodulator MC 1496
LM 318 OPAMP
TL 083 CN OPAMP
SL 1624C






























Bourne RJ26FW103 (50kft) 1
DC-37PV 1
TABLE XVII
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